
V.12.21.5

Interrupts


Interrupts can be seen as a number of functions. These functions make the programming much easier, instead of writing a code to print a character you can simply call the interrupt and it will do everything for you.



P	1	External Hardware Interrupts
R	,	Nonmaskable Interrupt
R	/	Software Interrupts
切.	/	Internal Interrupts
w.	/	Reset
High		

INTRO TO INTERRUPTS

- An interrupt is a hardware-generated CALL
 - externally derived from a hardware signal
- Or a software-generated CALL
 - internally derived from the execution of an instruction or by some other internal event
 - at times an internal interrupt is called an exception
- Either type interrupts the program by calling an interrupt service procedure (ISP) or interrupt handler.



- An interrupt is an external event which informs the CPU that a device needs service
- In the 8088 & 8086 there are a total of 256 interrupts (or interrupt types)
 - INT 00
 - INT 01
 - INT FF
- When an interrupt is executed, the microprocessor automatically saves the flags register (FR), the instruction pointer (IP) and the code segment register (CS) on the stack and goes to a fixed memory location.
- In 80x86, the memory location to which an interrupt goes is always four times the value of the interrupt number
- INT 03h goes to 000Ch

· 4

000C] - IP

Interrupt Vectors

- A 4-byte number stored in the first 1024 bytes
 of memory (00000H–003FFH) in real mode.
- 256 different interrupt vectors.
 - each vector contains the address of an interrupt service procedure
- Each vector contains a value for IP and CS that forms the address of the interrupt service procedure.
 - the first 2 bytes contain IP; the last 2 bytes CS

INTs

- 256 different software interrupt instructions (INTs) available to the programmer.
 - each INT instruction has a numeric operand whose range is 0 to 255 (00H–FFH)
- For example, INT 100 uses interrupt vector 100, which appears at memory address 190H–193H.

100d: 84H INT 84H - 84 - 120H

- INT 10H instruction calls the interrupt service procedure whose address is stored beginning at memory location 40H (10H x 4) in the mode
- · Each INT instruction is 2 bytes long.
 - the first byte contains the opcode
 - the second byte contains the vector type number
 - When a software interrupt executes, it:
 - pushes the flags onto the stack
 - clears the T and I flag bits
 - pushes CS onto the stack
 - -fetches the new value for CS from the interrupt vector
 - pushes IP onto the stack
 - fetches the new value for IP/EIP from the vector
 - jumps to the new location addressed by CS and IP

Interrupt Service Routine

- For every interrupt, there must be a program associated with it
- This program is called an Interrupt Service Routine (ISR)
- · It is also called an interrupt handler
- When an interrupt occurs, CPU runs the interrupt handler but where is the handler?
 - In the interrupt Vector Table (IVT)

NT Number	Physical Address	Contains
INT 00	00000h	IP0:CS0
INT 01	00004h	IP1:CS1
INT 02	00008h	IP2:CS2
		1.
		\$48
•		
INT FF	003FCh	IP255:CS255

Examples

For example: vector 50: CS and IP?

Physical Address $200 = (4 \times 50) = 200 = 11001000 = C8H$

000C8 contains IP: and 000CA contains CS information

- INT 124 (or vector 12)
- The physical address 30h (4-x 12 = 48 = 30h) contains
- 0030h and 0031h contain IP of the ISR

IRET

- Used only with software or hardware interrupt service procedures.
- IRET instruction will
 - pop stack data back into the IP
 - pop stack data back into CS

Reserved to the second

pop stack data back into the flag register

Differences between INT and CALL

- ❖A CALL FAR instruction can jump any location within the 1 MB address range but INT nn goes to a fixed memory location in the Interrupt Vector Table to get the address of the interrupt service routine
- ❖A CALL FAR instruction is used by the programmer in the sequence of instruction in the program but externally activated hardware interrupt can come at any time
- A CALL FAR cannot be masked but INT nn in hardware can be blocked.
- A CALL FAR saves CS:IP but INT nn saves Flags and CS:IP
- At the end of the subroutine RET is used whereas for Interrupt routine IRET should be the last statement

Interrupt Instructions

Mnemonic	Meaning	Format	Operation	Flags Affected
CLI	Clear interrupt flag	CLI	$0 \rightarrow (IF)$	IF
Sïl	Set interrupt flag	STI	1 → (IF)	IF
INT	Type n software interrupt	22777711	(Flags) → ((SP) – 2)	TF, IF
	A Period Commission of the	(CANCEL P. CANCEL)	0 → TF, IF	CONTINUE
			(CS) → ((SP) – 4)	
			(2+4·n) → (CS)	
			$(IP) \rightarrow ((SP) - 6)$	
			$(4 \cdot n) \rightarrow ((B))$	
IRET	International satura	IRET		All
IKE	Interrupt return	IKEI	100	CH.
ľ			((SP) + 2) → (CS)	
!			((SP) + 4) → (Flags)	
1110		INTO	(SP) + 6 → (SP)	TF, IF
INTO	Interrupt on overflow	100000000000000000000000000000000000000	INT 4 steps	U (2/1/2/2/2)
HLT	Halt	HLT	Wait for an external	None
		12200	Interrupt or reset to occur	
WAIT	Wait	WAIT	Wait for TEST input to go active	None


The Operation of Real Mode Interrupt

- 1. The contents of the FLAG REGISTERS are pushed onto the stack
- 2. Both the interrupt (IF) and (TF) flags are cleared. This disables the INTR pin and the trap or single-step feature. (Depending on the nature of the interrupt, a programmer can unmask the INTR pin by the STI instruction)
- 3. The contents of the code segment register (CS) is pushed onto the stack.
- 4. The contents of the instruction pointer (IP) is pushed onto the stack.
 - The interrupt vector contents are fetched, and then placed into both IP and CS so that the next instruction executes at the interrupt service procedure addressed by the interrupt vector.
 - While returning from the interrupt-service routine by the instruction IRET, flags return to their state prior to the interrupt and and operation restarts at the prior IP address.


Discuss the two interrupts HLT and WAIT?

On execution of **HLT** (halt) instruction by 8086, CPU suspends its instruction execution and enters into an idle state. It waits for either an external hardware interrupt or a reset input (interrupt). When any one of these occurs, CPU starts executing again.

When the WAIT instruction is executed by 8086, it internally checks the logic level existing at its TEST input. If TEST is at logic 1 state, then CPU goes into an idle state. When TEST input assumes a zero state, execution resumes from the next sequential instruction in the program.



Interrupt Vector



INT 00 (divide error)

: WRITE A DIVIDE ERROR ISR

Prompt db 'Division by zero attemptedS'

Diverr. PUSH DX

Mov ah,09h

Mov dx, offset prompt

int 21h POP DX

.....INT 01 (Single Step)

- ★In executing a sequence of instructions, there is often a need to examine the contents of the CPU's registers and system memory.
- This is done by executing one instruction at a time and then inspecting the registers and memory
- ★This is called the tracing or the single stepping
- *TF must be set (D8 of the flag register)

1 PUSHF

POP AX OR AX,0000000100000000B PUSH AX POPF



- BIOS and DOS programming in Assembly
- BIOS INT 10H
- DOS INT 21H

BIOS AND DOS PROGRAMMING IN ASSEMBLY

- BIOS and DOS contain some very useful subroutines, which can be used through INT (interrupt)
- > The INT instruction works like a FAR call. When it is invoked, it saves CS:IP and the flags on the stack and goes to the subroutine associated with the interrupt.

:the interrupt number can be 00 - FFH (256 possible interrupts) INT

BIOS INT 10H PROGRAMMING

INT 10H subroutines are in the ROM BIOS of the 80x86-based IBM PC.

> Depending on the value put in AH many function associated with the manipulation of screen text or

> Among these functions, clearing the screen, changing the cursor position, change the screen color and drawing lines on the screen.

00,00

Monitor screen in text mode

- In normal text mode the screen is divided into 80 columns and 25 rows.
- > Top left = 00,00

24.00 (decimal) Bottom left =

24,79 (decimal) Bottom right =

- Clearing the screen (INT 10H function 06H)
- > AH=06 Scroll window up
- To clear the screen with INT 10H the following registers must contain certain values.

24.00 18.00 (hex)

24.79 18.4F(hex)

00.79

00.4F(hex)

screen center

12,39 0C,27 (hex)

CX=0000 BH=07. AH=06. AL=00. DH=24. DL=79

;AH=06 select the scroll function MOV AH,06 The code: ;number of lines to scroll (if AL=00 the entire page) MOV AL,00 ;the display attribute (BH=07 normal) MOV BH.07 row value of the start point MOV CH.00 ;column value of the start point MOV CL,00 row value of the ending point MOV DH,24 column value of the ending point MOV DL,79 invoke the interrupt INT 10H

More efficient coding:

MOV AX,0600H ;scroll entire screen

MOV BH,07 ;normal attribute

MOV CX,0000 ;start at 00,00

MOV DX,184FH ;end at 24,79 (hex=18,4F)

INT 10H ;invoke the interrupt

INT 10H function 02: setting the cursor to a specific location

AH=02 Set cursor position

BH- page number (BH-00); 00 represents the current viewed page.

DH = row

DL - column

Ex. Write the code to set the cursor position to row = 15 (= 0FH) and column = 25 (= 19H)

MOV AH.02

set cursor option

MOV BH,00

page 0

MOV DH,15

row position column position

MOV DL,25 INT 10H

invoke interrupt 10H

Ex: Write a program segment to (1) clear the screen and (2) set the cursor at the center of the screen.

clearing the screen

MOV AX,0600H

scroll the entire page

MOV BH,07

normal attribute

MOV CX,0000

row and column of the top left

MOV DX.184FH

row and column of the bottom right

HOI INT

anvoke interrupt 10H

;setting the cursor to the center of the screen

MOV AH,02

set cursor option

MOV BH,00

;page 0

MOV DH.12

center row position

MOV DL,39

center column position

HOL INT

invoke interrupt 10H

INT 10H function 03: get current cursor position

AH-03 Read cursor position and size

Ex:

MOV AH,03

option 03 of BIOS INT 10H (read cursor position and size)

MOV BH.00

choose current (00) page

HOL INT

interrupt 10H routine

After the execution of the above program:

DH = current row. DL = current column CX

will provide info about the shape of the cursor

OOS INT 21H PROGRAMMING

INT 21H subroutines are provided by DOS Operating system.

> Depending on the value put in AH many functions such as inputting data from the keyboard and displaying it on the screen can be performed.

INT 21H option 09: outputting a string of data to the monitor

> INT 21H can be used to send a set of ASCII data to the monitor.

Register settings before INT 21H is invoked:

AH-09

DX - the offset address of the ASCII data to be displayed.

> INT 21H option 09 will display the ASCII data string pointed at by DX until it encounters the dollar sign 'S'. Note that this option cannot display 'S' character on the screen.

DATA_ASC

.................

'I love MICROPROCESSORS'.'S' DB

MOV AH,09

option 09 to display string of data

MOV DX,OFFSET DATA_ASC

:DX offset address of data

INT21H

invoke the interrupt

INT 21H option 02: outputting a single character to the monitor

- To do that: Alt-02 (All is given 02)

DL - is loaded with the ASCII character to be displayed.

INT 21H

is invoked.

Ex:

MOV AH,02

coption 02 displays one character

MOV DL.'Y'

DL holds the character to be displayed

21H INT

invoke the interrupt.

intelh

INT 21H option 01; Keyboard input with echo (inputting a single character with echo)

- This function waits until a character is input from the keyboard, then echoes(displays) it to the monitor.
- > After the interrupt the character will be in AL.

Ex:

MOV AH,01

option 01 inputs one character

21H INT

;after the interrupt, AL - input character (ASCII)

INT 21H option 07: Keyboard input without echo

- > This function waits until a character is input from the keyboard, then character is not displayed (echoed) to the monitor.
- > After the interrupt the character will be in AL.

Ex:

MOV AH,07

keyboard input without echo

INT 21H

;after the interrupt, AL - input character (ASCII)

ear \$- ~ 13

296

00

^{*} This option can be used to display 'S' sign on the monitor.

MÔV AH, ØEh; select sub-function.; INT 10h / ØEh sub-function; receives an ASCII code of the character that will be printed; in AL register.

MOV AL, 'H'; ASCII code: 72

INT 10h; print it!

MOV AL. 'e'; ASCII code: 101 INT 10h; print it!


MOY AL, '1'; ASCII code: 108

MOV AL. '1'; ASCII code: 108 INT 10h; print it!


MOV AL. 'o'; ASCII code: 111 INT 10h; print it!

MOV AL. '!' : ASCII code: 33


RET; returns to operating system.




```
.MODEL SMALL
; Display the string : Hello!
.DATA
msg db 'Hello!','$'
.CODE
.startup
mov ax.@data
mov ds.ax
llea dx.msg ;or mov dx.offset msg
mov ah.9
int 21h
; The following 2 statements return control
; back to DOS since we are finished
mov ax.4c00h
int 21h
end
```




```
"Hello!" without using INT 21h
name "hello"
100h : compiler direct
name 100h ; compiler directive to make tiny com file.
org
; execution starts here, jump over the data string:
jmp start
Jmp
line characters:
     ODh - carriage return.
OAh - new line.
  start:
; set the index register:
next_char:
 ; get current character:
                      al, mag[si]
   is it zero?
if so stop printing:
                       stop
 print character in teletype mode:
mov ah, 0eh
int 10h
  ; update index register by 1:
  ; go back to print another char:
                        51
   top: mov ah, 0 ; wait for any key press.
int 16h
; exit here and return control to operating system...
  stop:
        ; to stop compiler.
```




```
a tiny example of multi segment executable file.
     ; data is stored in a separate segment, segment registers must be set correctly.
      name "testexe"
      data segment hello!", '$'
      ends
      stack segment
db 30 dup(0)
      ends
      code segment
      start"
       ; set segment registers:
                       ax, data
               MOV
                       ds, ax
               mov
                       es, ax
               mov
        print "hello!":
                       dx, msg
ah, 09h
21h
               lea
      - p. mov
               int
        ; wait for any key...
mov ah, 0
        ; return control to os:
                mov ah, 4ch
Int 21h
              MOV
1 1 1 1
                end start ; set entry point and stop the assembler.
       ends
```



; Write a program to reverse the string .model small .stack 1000h msg db ' Electrical and Electronics Engineering' length equ \$-msg . code mov ax,@data mov ds,ax mov dx,0 mov si , offset msg mov cx, length Add si,cx back: mov dl,[si] mgv ah, 02h int 21h dec si loop back mov ax,4c00h int 21h ret



```
; Print char. by char for any string
       100h
print_new_line macro
mov dI, 13
mov ah, 2
      mov ah.
Int 21h
      int
      mov dl.
                 10
      mov ah.
int 21h
 endm
          mov dx, offset msg1
      mov ah.
int 21h
      ; input the string:
mov dx, offset s1
      mov ah.
int 21h
                  0ah
       ; get actual string size:
xor cx, cx
mov cl. s1[1]
       print_new_line
mov_bx, offset s1[2]
 print_char:
       mov dl, [bx]
       mov ah.
int 21h
       print_new_line
        inc bx
        loop print_char
mov ax; 0
        nov axi
          ret
                   "ENTER THE STRING: $"
100 dup(' '); Space
             dЬ
  msg1
              db
   end
        emulator screen (40x13 chars)
         FNIER THE STRING: Electrical
```



```
; this sample shows how to use scasb instruction to find a symbol.
set forward direction:
  ; set counter to string size:
    load string address into es:di
  mov es, ax
lea di. str1
lea di. str1
; we will look for the character in string:
 mov al, find what
repne scash
iz found
not found:
-1
    "no" - not found!

mov dx, offset s_not

mov ah, 9


int 21h
        jmp exit_here
  found:
     "yes" - found!
        mov dx, offset s_found
mov ah, 9
        mov ah.
int 21h
   ; di contains the address of searched character:
     dec di
; wait for any key press...
         mov ah,
int 16h
                    0
  exit_here:
         ret
   str1 db 'aaabbbxddd'
s_found db '"yes' - found!', 0Dh,0Ah, '$'
s_not db '"no" - not found!', 0Dh,0Ah,
find_what equ 'x'
                         emulator screen (78x6 chars)
                          yes" - found!
```

clear screen


charge fort

Write a program to convert upper two lower and lower to upper lower time = 100 ms į į msg db ' Electrical and Electronics Engineering'
db Odh.Oah
length equ \$-msg hov ax,@data mov ds.ax mov si , offse mov cx, length offset msg back: mov dl,[si] mov ah,02h int 21h inc si loop back mov si , offset msg mov cx, length back1: mov dl.[si] xor dl.00100000b mov ah.02h int 21h inc si loop back1 mov ax, 4c00h int 21h ret emulator screen (52x4 chars) Electrical and Electronics Engineering eLECTRICAL AND eLECTRONICS eNGINEERING change font clear screen emulator: pr20.exe_ "file "math" debug "view "external "virtual devices" virtual drive "help ⊳ ID ð step delay ms: 100 13 single step step back reload Load F400:0204 delay H CHANGE OF STREET 304 11.0

To read a character from keyboard #1 you can use the DOS function call #1 ; Ascii code of the key pressed store in AL mov ah. Olh ; keyboard infut with echo int 21h ; an sor keyboard infut without echo.



; To write a character to the screen ; you can use the DOS function call #2 mov dl. C mov AH. 2 int 21h



```
.model small
msg1 db 'Entered number is positive $',
msg2 db 'Entered number is negative $',
input db 15
; .stack
 .code
mov ax, @data
mov ds, ax
mov al, input
rol al, 01h
jc next
 lea dx,msg1
mov ah,09h
int 21h
jmp last
  next: lea dx, msg2
mov ah,09h
int 21h
  last: mov ah,4ch
int 21h
                                 emulator screen (32x4 chars)
                                 Entered number is positive
                                  clear screen
                                                 change font
```

```
msg1 db 'Entered number is positive $'
msg2 db 'Entered number is negative $'
input db -15
  ; .stack
  . code
 mov ax, @data
mov ds. ax
mov al.input
rol al.01h
jc next
 lea dx.msg1
mov ah.09h
int 21h
jmp last
 next: lea dx, msg2
mov ah,09h
int 21h
  last: mov ah,4ch
int 21h
                               emulator screen (34x3 chars)
                                Entered number is negative
                                                   change font
                                   clear screen
```

```
6122
```

```
Write ALP to read two decimal numbers one digit each from keyboard and print the sum of two number on screen
  .model small
.data
× db ?
y db ?
   , code
  mov ax.@data
mov ds.ax
mov ah.1
int 21h
sub al.30h
mov x.al
                                  read first number
convert to decimal
                              ; New line
  call return
  mov ah.1
int 21h
sub al.30h
mov y.al
                                 read second number
convert to decimal
   call return
   mov al.y
mov di.adh
                               ; convert sum to ASCII
   nov ah. 2
   mov ah. 4ch
int 21h
           mov ah.2


mov ah.2

int 21h

mov ah.2

mov ah.2

int 21h
   return
            mov
            ret
   return endp
```



```
Rrite ALP to read the reciped makes a one digit each from the technology and print the sum of the two makes all deciped
model small
data ?
x db
y db ?
  db
mest db please enter the first number mest db please enter the serond number mest db the sum is
mov ax. data
mov ds. ax
lea dx. msg1
call PMSG
call return
.code
                         : intratized Os
                           grint:planer mater the first mimber
                           : Read first number
call RD10
  call return
call PMSG
call return
call RDID
                          print:please enter the second number Go to next line on series
mov z.al
call return
 mov dx offset msg3
call PMSG ; print: The sum is
mov dl z
call PtD
mov ah. 4ch
int 21h
  PMSG proc
          mov ah.9
          ret
PMSG endp
```

1...

```
RD1D proc
mov ah.1
int 21h
sub al.30h
RD1D endp
mov dl.Øah

mov ah.2

int 21h

mov dl.Ødh

mov ah.2

int 21h
       ret
 return endp
 add dl.30h
mov ah.2
int 21h
        PTD endp
                  emulator screen (44x7 chars)
                  please enter the first number
                  please enter the second number
                  The sum is 9
```

```
.data
db 'please enter any number, *'
msg db 'Entered number is odd $,
msg1 db 'Entered number is even $.
msg2 db 'Entered number is even $.
input db ?
mov ax . edata
                         : print:please enter any number
: Go to next line on screen
   call return
                          ; Read number
  moy input.al
   mov al: olhput
   Call AMEGa1
    jmp last
    hext; les dx, msg2
    last: mov ah,4ch
    PMSG proc
          nov sh.9
    PMSG endp
    mov ah. 2

mov ah. 2

int dh. 2

int dh. 2

int 21.
                                    emulator screen (27x4 chars)
                                    Please enter any number
    teturn endp
     int 21h 30h
                                    Entered number is odd
                                                     change font
                                       clear screen
    RD1D endp
```

. **0**1:1:

8086 /8088 Hardware Specification


In this lecture, we cover the 8086 microcomputer from the hardware point of view. The 8086, announced in 1978, was the first 16-bit microprocessor introduced by Intel Corporation. The 8086 is manufactured using high-performance metal-oxide semiconductor (HMOS) technology, and the circuitry on its chips is equivalent to approximately 29000 transistors. It is housed in a 40-pin dual in-line package.

Pin outs and the pin functions

Figure below illustrates the pin-outs of the 8086 and 8088 microprocessors. As a close comparison reveals, there is virtually no difference between these two microprocessors—both are packaged in 40-pin dual in-line packages (DIPs).)

, the 8086 is a 16-bit microprocessor with a 16-bit data bus, and the 8088 is a 16-bit microprocessor with an 8-bit data bus. (As the pin-outs show, the 8086 has pin connections AD₀-AD₁₅, and the 8088 has pin connections AD₀-AD₇.) Data bus width is therefore the only major difference between these microprocessors.

There is, however, a minor difference in one of the control signals. The 8086 has an M/IO pin, and the 8088 has an IO/\overline{M} pin. The only other hardware difference appears on Pin 34 pf both chips: on the 8088, it is an \overline{SSO} pin, while on the 8086, it is a $\overline{BHE/S_7}$ pin.



8086/88 Device Specifications

Both are packaged in DIP (Dual In-Line Packages).

8086: 16-bit microprocessor with a 16-bit data bus

· 8088: 16-bit microprocessor with an 8-bit data bus.

Both are 5V parts:


8086: Draws a maximum supply current of 360mA.

8088: Draws a maximum supply current of 340mA.

Input/Output levels:

	INPUT	OUTPUT		
Logic lev	el Voltage	Logic level	Voltage	
0	0.8V max	0	0.45V max	
1	2.0V min	1	2.4V min	

MIN MODE (MAX MODE)



8086/88 Pinout

Pin functions:

AD15 AD0

Multiplexed address (ALE 1)/data bus(ALE 0).

A19/S6-A16/S3 (multiplexed)

High order 4 bits of the 20-bit address OR status bits S6-S3.

• M/IO

Indicates if address is a Memory or IO address.

RD

When 0, data bus is driven by memory or an I/O device.

WR

Microprocessor is driving data bus to memory or an I/O device. When 0, data bus contains valid data.

ALE (Address latch enable)

When 1, address data bus contains a memory or 1/O address.

DT/R (Data Transmit/Receive))

Data bus is transmi ting/receiving data.

(DEN (Data bus Enable)

Activates external data bus buffers.

S7, S6, S5, S4, S3, S2, ST, S0

S7: Logic 1, S6: Logic 0.

S5: Indicates condition of IF flag bits.

S4-S3: Indicate which segment is accessed during current bus cycle:

/	54	S3	Function
	0	0	Extra segment
	0	1	Stack segment
	1	0	Code or no segment
_	1	1	Data segment

52, 51, 50: Indicate function of current bus cycle (decoded by 8288).

52	51	50	Function	52	SI	SO	Function
0	0	0	Interrupt Ack	1	0	0	Opcode Fetch
0	0	1	I/O Read	1	0	1	Memory Read
0	1	0	I/O Write	1	1	0	Memory Write
0	1	1	Halt	1	1	1	Passive

Pin functions:

INTR

When 1 and IF=1, microprocessor prepares to service interrupt. INTA becomes active after current instruction completes.

INTA

Interrupt Acknowledge generated by the microprocessor in response to INTR. Causes the interrupt vector to be put onto the data bus.

NMI

Non-maskable interrupt. Similar to INTR except IF flag bit is not consulted and interrupt is vector 2.

- CLK
 Clock input must have a duty cycle of 33% thigh for 1/3 and low for 2/3s)
- VCC/GND Power supply (5V) and GND (0V).
 - · MN/MX

Select minimum (5V) or maximum mode (0V) of operation.

• BHE

Bus High Enable. Enables the most significant data bus bits (D₁₅-D₈) during a read or write operation.

READY

Used to insert wait states controlled by memory and IO for reads/ writes) into the microprocessor.

• RESET

Microprocessor resets if this pin is held high for 4 clock periods.

Instruction execution begins at FFFF0H and IF flag is cleared.

- 41

•TEST

An input that is tested by the WAID instruction.
Commonly connected to the 8087 coprocessor.

· HOLD

Requests a direct memory access (DMA). When 1, microprocessor stops and places address, data and control bus in high-impedance state.

HLDA (Hold Acknowledge)

Indicates that the microprocessor has entered the hold state.

• RO/GTI and RO/GTO

Request/grant pins request/grant direct memory accesses (DMA) during maximum mode operation.

LOCK

Lock output is used to lock peripherals off the system. Activated by using the LOCK: prefix on any instruction.

QS1 and QS0

The queue status bits show status of internal instruction queue. Provided for access by the numeric coprocessor (8087).

/			
as,	OS ₀ Function		
0	0	Queue is idle	
0	1	First byte of opcode	
1	0	Queue is empty	
1	1	Subsequent byte of opcode	

Bus cycle status (8088) using 550

10/10	DTAR	550	Function
0	0	0	Interrupt acknowledge
ŏ	ō	1	Memory read
2 2 1 1 1 1	1	Ó	Memory write
0	4	1	Hall
· ·	ò	Ó	Opcode fetch
3	ŏ	1	I/O read*
3	ĭ	0	VO write
3		ĩ	Pasalve
1			

Mide

- For example, we see that address bus lines As through Ars and data bus lines Dethrough Drs are multiplexed. For this reason, these leads are labeled ADs. Through ADs By multiplexed we mean that the same physical pin carries an address bit at one time and the data bit at another time.
- The 8086 can be configuring to work in either of two modes:

MIN and MAX Mode: Controlled through the MN/MX pin.


The minimum mode is selected by applying logic 1 to the MN/MX input lead. Minimum mode 8086 systems are typically smaller and contain a single microprocessor. Minimum mode is cheaper since all control signals for memory and I/O are generated by the microprocessor.

The maximum mode is selected by applying logic 0 to the MN/MX input lead. Maximum mode configures 8086 systems for use in larger systems and with multiple processors. Maximum mode is designed to be used when a coprocessor (8087) exists in the system.

Depending on the mode of operation selected, the assignments for a number of pins on the microprocessor package are changed.

Name AD15 AD0 A19/S6 A16/S3 MN/MX RD	Common signals I untition Address /data bus Address / status Minimum/Maximum mode control Read control Wait on test control	Type Bidirectional , 3-state Output , 3-state Input Output, 3-state Input
TEST READY RESET NMI	Wait state control System reset Non-maskable interrupt request	Input Input Input
INTR	Interrupt request System clock	Input Input
V _{IC} UND	+5 volt Ground	Input

Name	Function .	Турс
HOLD	Hold request	Input
HLDA	Hold acknowledgment	Output
WR	Write control	Output, 3-state
M\10	IO/memory control	Output, 3-state
DT\R	Data transmit /receive	Output, 3-state
DEN	Data enable	Output, 3-state
BHE \S7	Bank high enable/Status line 7	Output, 3-state
ALE	Address latch enable	Output
INTA	Interrupt acknowledgment	Output



Minimum-Mode block diagrams

. .


Some of the control signals must be generated externally, due to redefinition of certain control pins on the 8086.


The following pins are lost when the 8086 operates in Maximum mode.

• ALE • WR • IO/M • DT/R • DEN • INTA

This requires an external bus controller: The 8288 Bus Controller.


Name	n mode signals(MN/I I Function	Type
RQ/GT1,0	access control	Bidirectional
LOCK	Bus priority lock control	Output, 3-state
$\overline{S2} - \overline{S0}$	Bus cycle status	Output, 3-state
QS1, QS0	Instruction queue	Output







Status Inputs		puts	CPU Cycle	8288 Command	Meaning	
52	51	so		100		
0	0	0	Interrupt	INTA	Interrupt acknowledge	
-	-	-	Read I/O port	IORC	I/O read control	
0	0	1		PARTIE TIME	I/O write control.	
0	П	0	Write LO port	lowc, Alowc	Advanced I/O write control	
7	+-	1	Halt	None	***	
v	+÷	+ :	Instruction Fetch	MRDC	Memory read control	
1	0	0		MRDC	Memory read control	
1	10	11	Read Memory		to control advances	
1	T	0	Write Memory	MWTC, AMWC	Memory write control, advanced memory write control	
H	+	+	Passive	None		

Bus Status Codes







Maximum Mode 8086 System



Minimum Mode 8086 System





BUS BUFFERING AND LATCHING

All computer systems: have three buses

- > Address bus: provided memory and I/O with memory address or I/O port number.
- Data bus: transferred data between μ and memory or I/O.
- Control bus: provided control signal to memory and I/O.


All signals MUST be buffered.

Latches buffer for A₀-A₁₅.

Control and A₁₆-A₁₉ + BHE are buffered separately.

Data bus buffers must be bi-directional buffers (BB).


BHE: Selects the high-order memory bank.



Demultiplexing the 8088:

In this case, two 74LS373 transparent latches are used to de-multiplex the address/data bus connections AD,-AD, and the multiplexed address/status connections A19/S6-A16/S3

These transparent latches, which are like wires whenever the address latch enable pin (ALE) becomes a logic 1, pass the inputs to the outputs. After a short time, ALE returns to its logic 0 condition, which causes the latches to remember the inputs at the time of the change to a logic 0. In this case, A_7 - A_0 are stored in the bottom latch and A_{19} - A_{16} in the top latch.




Demultiplexing the 8086:

Demultiplexing the 8086. Like the 8088, the 8086 system requires separate address, data, and control buses. It differs primarily in the number of multiplexed pins. In the 8088, only AD₇-AD₀ and A₁₉/S₆-A₁₆/S₃ are multiplexed. In the 8086, the multiplexed pins include AD₁₅-AD₀, A19/S6-A19/S3, and BHE/S7. All of these signals must be demultiplex

illustrates a demultiplexed 8086 with all three buses: address (A19-A0 and


 \overline{BHE}), data (D₁₅-D₀), and control (M/ $\overline{10}$, \overline{RD} , and \overline{WR}).



The buffered System


A fully buffered signal will introduce a timing delay to the system. This causes no difficulty unless memory or I/O devices are used, which function at near the maximum speed of the bus.

The Fully Buffered 8088. Figure - depicts a fully buffered 8088 microprocessor. Notice that the remaining eight address pins, A_{15} - A_{8} , use a 74LS244 octal buffer; the eight data bus pins, D_7 - D_9 , use a 74LS245 octal bi-directional bus buffer; and the control bus signals, IO/\overline{M} , \overline{RD} , and \overline{WR} , use a 74LS244 buffer. A fully buffered 8088 system requires two 74LS244s, one 74LS245, and two 74LS373s. The direction of the 74LS245 is controlled by the $\overline{DT/R}$ signal, and is enabled and disabled by the \overline{DEN} signal.




The full buffered 8086


A fully buffered 8086 system requires one 74LS244, two 74LS245s, and three 74LS373s. The 8086 requires one more buffer than the 8088 because of the extra eight data bus connections, D₁₅-D₈. It also has a BHE signal that is buffered for memory-ban selection.




BUSTIMING

- The three bases of the 8086 and 8088 address, data, and control function in
 exactly the same manner as those of any other macroprocessor.
- If data are written to the memory, the microprocessor custputs the
 memory address on the address bus, output the data to be written onto
 memory on the data bus, and issues a write (WR) to memory and it is if
 for the 8808 and TO M = 1 for the 8086.
- If data are reads from the memory, the microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs the
 microprocessor outputs
 microprocessor
 microproc







BUS Timing

During T1:



- The address is placed on the Address/Data bus.
- Control signals M/IO, ALE and DT/R specify memory or I/O, latch the address onto the address bus and set the direction of data transfer on data bus.

During T2:

8086 issues the RD or WR signal, DEN, and, for a write, the data.
 DEN enables the memory or I/O device to receive the data for writes and the 8086 to receive the data for reads.

During Ta

- This cycle is provided to allow memory to access data.
- READY is sampled at the end of T₂.
 If low, T₃ becomes a wait state.
 Otherwise, the data bus is sampled at the end of T₃.

During T4:

- All bus signals are deactivated, in preparation for next bus cycle.
- Data is sampled for reads, writes occur for writes.

BUS Timing

Timing:

Each BUS CYCLE on the 8086 equals four system clocking periods (T states).

The clock rate is 5MHz, therefore one Bus Cycle is 800ns.

The transfer rate is 1.25MHz.

Memory specs (memory access time) must match constraints of system timing.


For example, bus timing for a read operation shows almost 600ns are needed to read data.


However, memory must access faster due to setup times, e.g. Address setup and data setup.

This subtracts off about 150ns.

Therefore, memory must access in at least 450ns minus another 30-40ns guard band for buffers and decoders.

420ns DRAM required for the 8086.





Memory Write Timing in Maximum Mode



8086 16-BIT HMOS MICROPROCESSOR 8086/8086-2/8086-1

- Direct Addressing Capability 1 MByte of Memory
- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages
- 14 Word, by 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- Range of Clock Rates: 5 MHz for 8086, 8 MHz for 8086-2, 10 MHz for 8086-1
- **MULTIBUS System Compatible** Interface
- Available in EXPRESS - Standard Temperature Range - Extended Temperature Range
- Available in 40-Lead Cerdip and Plastic Package. (See Packaging Spec. Order #251360)

The Intel 8086 high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz. The CPU is implemented in N-Channel, depletion load, silicon gate technology (HMOS-III), and packaged in a 40-pin CERDIP or plastic package. The 8086 operates in both single processor and multiple processor configurations to archive high performance levels. to achieve high performance levels.




Figure 1, 8086 CPU Block Diagram



Table 1. Pin Description

The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

Г	Symbol	Pin No.	Type		Name at	nd Function		
	AD15-AD0	2-16,39	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T ₁), and data (T ₂ , T ₃ , T _W , T ₄) bus. Ag is analogous to BHE for the lower byte of the data bus, pins D ₂ -D ₀ , it is LOW during T ₁ when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A ₀ to condition chip select functions. (See BHE.) These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".				
	A19/Se. 35-38 A18/Ss. A17/Se. A18/S3		0	ADDRESS/STATUS: During T ₁ these are the four most separations these address lines for memory operations. During 1/O operations these lines are LOW. During memory and 1/O operations, status information is available on these lines during T ₂ , T ₃ . T _W . T ₄ . The status of the interrupt enable FLAG bit (S ₅) is updated at the beginning of each CLK cycle. A ₁₇ /S ₄ and A ₁₆ /S ₃ are encoded as shown. This information indicates which relocation register is presently being used for data accessing. These lines float to 3-state OFF during local bus "hold acknowledge."				
				A17/S4	A14 'S3	Characteristics		
	19			0 (LOW) 0 1 (HIGH) 1 Se to 0 (LOW)	0 1 0 1	Alternate Data Stack Code or None Data		
	BRE/S7	34 0	BUS HIGH ENABLE/STATUS: During T ₁ the bus high enable signal (BHE) should be used to enable data onto the most significant half of the data bus, pins D ₁₆ -D ₈ . Eight-bit oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during T ₁ for read, write, and interrupt acknowledge cycles who is byte is to be transferred on the high portion of the bus. The S ₇ status information is available during T ₂ , and T ₄ . The signal is active LOW, and floats to 3-state OFF in "hold", it is LOW during T ₁ for the first interrupt acknowledge cycle.					
		1	1	BHE	A0	Characteristics		
1				0 0 1	0 1 0 1	Whole word Upper byte from/to odd address Lower byte from/to even address None		
	RD	32	0	READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the S ₂ pin. This signal is used to read devices which reside on the 8086 local bus. R is active LOW during T ₂ , T ₃ and T _w of any read cycle, and is guaranteed to remain HIGH in T ₂ until the 8086 local bus has floate. This signal floats to 3-state OFF in "hold acknowledge".				

intel.

Table 1. Pin Description (Centinued)

			Name and Function			
Symbo READ*		Type	READY: is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The READY signal from memory/IO is synchronized by the 9254A Clock Generator to form READY. This signal is active HIGH. The 9096 READY input is not synchronized. Correct operation is not guaranteed if the setup and hol times are not met.			
INTR	18	,	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to vis an interrupt vector lookup table located system memory. It can be internally masked by software resetting the interrupt enable bit, INTR is internally synchronized. This signal is			
TEST	23	1	TEST: input is examined by the "Wait" instruction. If the TEST input LOW execution continues, otherwise the processor waits in an "Id state. This input is synchronized internally during each clock cycle state. This input is synchronized internally during each clock cycle.			
NMI	17		NON-MASKABLE INTERRUPT: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the by software content instruction. This input is internally synchronized.			
RESE	r 21	1	RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles restarts execution, as described in the instruction Set description, where the process restarts execution as described in the instruction Set description, where the process restarts in the set of the process restarts are set of the processor restarts.			
CLK	19	1	CLOCK: provides the basic timing for the processor and bus controll it is asymmetric with a 33 % duty cycle to provide optimized internal timing.			
Voc	40		Vcc: + 5V power supply pin.			
GND	1, 20		GROUND			
MN/M	_	L.	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.			

The following pin function descriptions are for the 8086/8288 system in maximum mode (i.e., MN/MX = Vss). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

described abo	1440.	10000	
S ₂ , S ₁ , S ₀	26-28	0	STATUS: active during T_4 , T_1 , and T_2 and is returned to the passive state (1, 1, 1) during T_3 or during T_W when READY is HIGH. This status is used by the 8288 Bus Controller to generate all memory and I/O access control signals. Any change by S_2 , S_1 , or S_0 during T_4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T_3 or T_W is used to indicate the end of a bus cycle.

	Pin No.	Type			Name an	d Function	
Symbol 52. 51. 50	26-28	0	These signals float to 3-state OFF in "hold acknowledge". These status lines are encoded as shown.				
(Continued)	1		5,	5,	50	Characteristics	
	1			0	0	Interrupt Acknowledge	
	4	1	0 (LOW)	0	1	Read I/O Port	
	1	1	0	1	0	Write I/O Port	
	1	17	0	1 ;	1	Half	
	1		0	0	0	Code Access	
	al c		1 (HIGH)	1 0	1	Read Memory	
		1	1	1 .	0	Write Memory	
	1		11		1	Passive by other local bus masters to force bus at the end of the processor's	
			may be left use Page 2- 1. A pulse of bus request? 2. During a Tithe requestir local bus to 1 the next CLM from the local 3. A pulse 1 (pulse 3) that reclaim the lieach master pulses. The Pulses are a if the request will release conditions a 1. Request 2. Current c sequence. 4. A locked if the local will follow: 1. Local but 2. A memod currently at satisfied.	1 CLK wide ("hold") to the or The clock of master (processes of the control of th	trom anothe 8066 (j. cycle, a ulse 2), in the ulse 2), in the wind of the respect of the second the respect of the second	dicates that the 8056 has allowed the ter the "hold acknowledge" state at face unit is disconnected logically knowledge", guesting master indicates to the 8086 sand the same and that the 8086 cand the local bus is a sequence of 3 CLK cycle after each bus exchange. PU is performing a memory cycle, it a of the cycle when all the following the cycle when all the following and the cycle when all the following the of a word (on an odd address), knowledge of an interrupt acknowledge of an interrupt acknowledge on the two possible events and the next clock. In 3 clocks. Now the four rules for a cycle with condition number 1 already are system bus masters are not to gain and the system bus masters are not to gain.	
LOCK	29	.0	control of t	ha system o	CK" prefi	x instruction and remains active until to n. This signal is active LOW, and floats	

Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function			
QS ₁ , QS ₀	24, 25	0	QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed. QS ₁ and QS ₀ provide status to allow external tracking of the internal 8086 instruction queue.			
			Q8 ₁	QS ₀	Characteristics	
san He	Section	-112	0 (LOW) 0 11 (HIGH)	0 1	No Operation First Byte of Op Code from Queue Empty the Queue Subsequent Byte from Queue	

The following pin function descriptions are for the 8086 in minimum mode (i.e., $MN/\overline{MX} = V_{CO}$). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

	M/IO	28	0	minimum mode are described, as minimum mode. It is used to STATUS LINE: logically equivalent to S2 in the maximum mode. It is used to distinguish a memory access from an I/O access. M/IO becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (M = HIGH, IO = LOW). M/IO floats to 3-state OFF in local bus "hold acknowledge".				
-	WR	29	0	WRITE: indicates that the processor is performing a wind in active for T ₂ , T ₃ I/O cycle, depending on the state of the M/IO signal. WR is active for T ₂ , T ₃ and T _W of any write cycle. It is active LOW, and floats to 3-state OFF in				
1	INTA	24	0	INTA: is used as a read strobe for interrupt acknowledge cycle.				
	ALE	25	0	ADDRESS LATCH ENABLE: provided by the HIGH pulse active during address into the 8282/8283 address latch. It is a HIGH pulse active during address into the 8282/8283 by Al File payer floated.				
	DT/R	27	0	DATA TRANSMIT/RECEIVE: needed in minimum system of the direction of use an 8286/8287 data bus transceiver. It is used to control the direction of use an 8286/8287 data bus transceiver. Logically DT/R is equivalent to S ₁ in the data flow through the transceiver. Logically DT/R is equivalent to S ₁ in the data flow through the transceiver. Logically DT/R is equivalent to S ₁ in the data to the transceiver.				
	DEN	26	0	DATA ENABLE: provided as an output enable for its active LOW during minimum system which uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle each memory and I/O access and for INTA cycles. For a read or INTA cycle it is active from the middle of T ₂ until the middle of T ₄ . While for a write cycle it is active from the beginning of T ₂ until the middle of T ₄ . DEN floats to 3-till it is active from the beginning of T ₂ until the middle of T ₄ .				
	HOLD. HLDA	31, 30	1/0	state OFF in local bus "hold acknowledge" a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T4 or T1 clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is the processor will LOWer the HLDA, and when the detected as being LOW, the processor will LOWer the HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. Hold acknowledge (HLDA) and HOLD have internal pull-up resistors. The same rules as for RO/GT apply regarding when the local bus will be released. HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.				




FIGURE 8-20 Maximum mode 8088 system

the 8086/8088 for bus control during maximum mode because new pins and new features have replaced some of them. Maximum mode is used only when the system contains external co-processors such as the 8087 arithmetic coprocessor.

The 8288 Bus Controller

An 8086/8088 system that is operated in maximum mode must have an 8288 bus controller to provide the signals that are eliminated from the 8086/8088 by the maximum mode operation. Figure 8-21 illustrates the block diagram and pin-out of the 8288 bus controller circuit.

Notice that the control bus developed by the 8288 bus controller contains separate signals for I/O (IORC and IOWC) and memory (MRDC and MWTC). It also contains advanced memory (AMWC) and I/O (AIOWC) write strobes and the INTA signal. These signals replace the minimum mode ALE, WR, IO/M, DT/R, DEN, and INTA, which are lost when the 8086/8088 is operated in the maximum mode.

Pin Functions. The following list provides a description of each pin of the 8288 bus controller.

S2, S1, and S0 Status inputs are connected to the status output pins on the 8086/8088 microprocessors. These three signals are decoded to generate the timing signals for the system.

CLK

The clock input provides internal timing and must be connected to the CLK output pin of the 8284A clock generator.

ALE

The address latch enable output is used to demultiplex the address/data bus.

The data bus enable pin controls the bi-directional data bus buffers in the system. Note that this is an active high-output pin that is the opposite polarity from the DEN signal found on the microprocessor when operated in the minimum mode.




FIGURE 8-21 The 8288 bus controller, (a) block diagram (b) pinout

DT/R	The data transmit/receive signal is output by the 8288 to control the direction of the bi-directional data bus buffers.
AEN	The address enable input causes the 8288 to enable the memory contag-
CEN	The control enable input enables the command output pins on the 8288.
ЮВ	The I/O bus mode input selects either the I/O bus mode or system bus mode operation.
AIOWC	The advanced I/O write command output provides I/O with an advanced I/O write control signal.
IOWC	m. 1/O swite command output provides I/O with its main write signal.
IORC	The I/O read command output provides I/O with its read control signal
AMWC	The advanced memory write control pin provides memory with all carry
MWTC	The memory write control pin provides memory with its normal write
MRDC	The memory read control pin provides memory with a read control
INTA	The interrupt acknowledge output acknowledges an interrupt request
MCE/PDEN	The master cascade/peripheral data output selects cascade operation for an interrupt controller if IOB is grounded and enables the I/O bus transceivers if IOB is tied high.

8-7 SUMMARY

The main differences between the 8086 and 8088 are (a) an 8-bit data bus on the 8088 and a
16-bit data bus on the 8086, (b) an SSO pin on the 8088 in place of BHE/S₇ on the 8086, and
(c) an IO/M pin on the 8088 instead of an M/IO on the 8086.